tory-
This paper is a status report on the ADVANCED LIGHT SOURCE (ALS) control system, The curren+t status, performance data, and future plans will be discussed. Manpower, schedu,lling, and. costs issues are addressed.
INTRODUCTION
The ALS control system was designed around ,_,heconcepts of paral!lel processing, high CPU and I/O bandwidth, and human-friendly interface. Figure 1 Figure 2 . Typical IL.C installati ,n.
li. L,_YER 1 ([NTELLIGENT LOCAL CONTROLLERS)
The ILC is an+intelligent controller consisting of an 8CK_186main processor, an 80C187 math co-processor, and an 80C152 serial-control processor sharing 64 Kbytes of battery backed memory. In addition, it has on board [/O resources of four 16-bit DACs, four 13-bit ADCs, 24 bits of digital control, and an SBX bus for expansion.
It is a low power (< 5 watts), 3U high Eurocard-based controller in a shielded metal can that can corrtmunicate at a 2 Mbit/sec rate using twisted pair cabling. We had commercial companies build 2(X) of these first generation ILCs. Twenty of them (10%) were not functioning when received from the manufacturer; ten had . minor problems (chip leads bent, missing chips, infant mortality., etc.) and were repairable. The remaining ten we have not attempted to repair (they have missing traces or shorts on the circuit boards) since we decided the cost of repair was n<_tjustitied. We are currently using about 140 [LCs in the accelerator, with an additional 20 to be used for the Booster-to-Storage-Ring line. See Figure 2 for 
,III. LAYER 2. (COLLECTOR MICRO MODULE)
The CMM (Figure 3 ) contains all the data gathered frt}m ali the [LCs (i.e., ir represents the entire accelerator database at any moment). The [LCs are connected to the CMM via fiber-optic CBI_ 9 t0-8424 Figure 3 . DMM, CMM, fiber optic interface, and file server. We are also exploring the possibility of a second CMM; this would double our [/O bandwidth to 24(7)Mbit/sec at a modest cost.
IV. LAYER 3. (DISPLAY MICRO MODULE)
The DMM (Figure 3) consists of a 20-slot Muttibus II System, bought as a unit from lntel Corp., that has fast parallel access (via a bus converter} to the CMM. This system contains a SCS[ disc controller, an Ethernet interface, and a number of high performance singleboard computers.
Under current operation, we are using 2 DMMs (we had not planned to install the second DMM till Storage Ring commissioning, so we are ahead of schedule in this area) to access the database in theCMM.
The DMMs currently use RMX 1I as the real-time operating system (we are evaluating using RMX III, a full 32-bit system} using standard [nrel hardware and software.
The first DMM currently supports6 (we have tried 7) commercial (lntel! 2.5 MHz, 486..cpu boards, while the second DMM currently uses 3 CPUs. The CPUs within each DMM operate in parallel, and each has 2 serial links (we promised. 1, so this doubles I/O performance irt this area) that directly connects it to the operator station.
Each of these links has the same configuration as the links between the !LCs and the CMM {i.e., 2 Mbit/sec). At prc_ject completion, we will support at least 6 operator stations p,:'r DMM, for a total of 12 or more for the whole accelerator.
We have en_:_ugh bus bandwidtt_ in the CMM so we could supp,_rt even a third DMM. We plan to upgrade the CI'Us in the DMM with processors that will be at least 2.5 times a fast as t.he current ones. for each PC in the database client/server "request" mode. In the "driven" (i.e., when the DMM drives the PC) we can achieve about 1500 messages/sec. Both of these rates are CPU limited,, we expect them to be about 2500 :_nd 3000 messages/sec (at those rates we will be I/O limited) respectively at project completion. Since we plan to have at least 12 operator stations, we will attain accesses in excess of 30,000/sec; however, even at the._ rates, we are using only about 10% of the bus and data bandwidth Jli i,,. dUi, lbl ,,, , i_ I1_ IL iii,, ,.lt _'. _., . i .., I ., .,,, ...... , i'--;':_,,.!, !-. ,:, ',i ;". {l_ >.t,r_,_.'r. l-hi,, n,:'t,,,.<,rk ',.,.,!! l ',-,, _,,. ";,,, _ ....... _i, ',, ;_,i. _i,, ,,,_r,i .,.,.,_,.r_ !,,_ '.,,,l_,_h..,r/'ul"_dti!<_t,,r.tf'_t.i _,.',il_,l_',., , r:',, 
